



Implementation of Three phase SPWM Inverter with Minimum Number of Power Electronic Components

Muthyala Sarath¹ | V S N Narasimha Raju² | Seshagiri Boppana³

¹Department of Electrical & Electronics Engineering, Vishnu Institute of Technology

²Assistant Professor, Department of Electrical & Electronics Engineering, Vishnu Institute of Technology

³Assistant Professor, Department of Electrical & Electronics Engineering, Vishnu Institute of Technology

ABSTRACT

In the past decades, the researchers have dealt with the conventional topology, which possesses sum switches of Multilevel Inverter is applied to PWM method. The present research work has been introduced a new method of multilevel inverter using reduced switches is applied with PWM technique. In introduction part the conventional new multilevel inverter & switching pattern are explained. In second part PWM technique of proposed work and circuits is explained. The width of this pulses are modulated in order to obtain inverter output voltage control and to reduce its harmonic content. Sinusoidal pulse width modulation or SPWM is the most common method in motor control and inverter application. Conventionally, to generate the signal, triangle wave as a carrier signal is compared with the sinusoidal wave, whose frequency is the desired frequency.

KEYWORDS: Bidirectional switch, fundamental frequency staircase modulation, multilevel inverter.

Copyright © 2016 International Journal for Modern Trends in Science and Technology
All rights reserved.

I. INTRODUCTION

Nowadays, multilevel inverters have received more attention for their ability on high power and medium voltage operation and for other advantages such as high power quality, low order harmonics, lower switching losses and better electromagnetic interferences.[1] These cascaded multilevel inverter generate a stepped voltage waveform, and more number of dc voltage waveform and switches will be used and they explain only the inverter operation and do not explain in different type of PWM technique is apply in proposed multilevel inverter.[2] These multilevel inverter is using a single phase seven level inverter for grid connected system. They are not explaining in different type of PWM technique is applied in proposed multilevel inverter.[3] These symmetric multilevel inverter introduce the least number of switches, and gate trigger circuitry, switching loss are reduced, cost and size, but it is implemented in basic sinusoidal pulse with modulation (SPWM) technique.[4] These cascaded multilevel inverter are using a nine and seven switches and sinusoidal pulse with modulation (SPWM) technique is also implemented

using multicarrier wave signals, but they are not used in different type of PWM technique is apply in proposed multilevel inverter.[5-11] In recent years, different symmetric cascaded multilevel inverters have been presented, the main disadvantage of these circuits is some of them use a high number of bidirectional switches. More number of insulated gate bipolar transistors are required and they are not implemented in different type of PWM technique. a new topology of multilevel inverter is proposed in order to increase the number of output voltage levels and reduce the number of switches, drives circuit, total cost of the inverter, and implementation of different type of PWM technique. Moreover, the proposed topology is compared with other topologies from the different point of view. Such as number of IGBT, number dc sources and performances of different type of PWM technique. Finally, the performances of the proposed topology in generating are voltage levels through a seven levels inverter is confirmed by simulation using a (MATLAB/SIMULINK).

This paper presents how reduced harmonic distortion is achieved for a new topology of multilevel inverters using programmed without

PWM technique. This new topology has the advantage of its reduced number of switching devices compared to the conventional cascaded H-bridge and diode-clamped multilevel inverters for the same number of levels. It can also be extended to any number of levels. The modes of operation of a 5-level inverter are presented, where similar modes can be realized for higher levels. The inverter operation is controlled using switching angles based on without PWM with help of pulse generator.

II. PROPOSED CONFIGURATION

Fig. 1(a) and (b) shows the typical configuration of the proposed three-phase five-level multilevel inverter. Three bidirectional switches (S1–S6, Da1–Dc2), two switches–two diodes type, are added to the conventional three-phase two-level bridge (Q1–Q6). The function of these bidirectional switches is to block the higher voltage and ease current flow to and from the midpoint (o). A multilevel dc link built by a single dc voltage supply with fixed magnitude of $4V_{dc}$ and CHB having two unequal dc voltage supplies of V_{dc} and $2V_{dc}$ are connected to (+, -, o) bridge terminals. Based on the desired number of output voltage levels, a number of CHB cells are used. Since the proposed inverter is designed to achieve five voltage levels, the power circuit of the CHB makes use of two series cells having two unequal dc voltage supplies. In each cell, the two switches are turned ON and OFF under inverted conditions to output two different voltage levels. The first cell dc voltage supply V_{dc} is added if switch T1 is turned ON leading to $V_{mg} = +V_{dc}$ where V_{mg} is the voltage at node (m) with respect to inverter ground (g) or bypassed if switch T2 is turned ON leading to $V_{mg} = 0$. Likewise, the second cell dc voltage supply $2V_{dc}$ is added when switch T3 is turned ON resulting in $V_{om} = +2V_{dc}$ where V_{om} is the voltage at midpoint (o) with respect to node (m) or bypassed when switch T4 is turned ON resulting in $V_{om} = 0$. The peak voltage rating of the switches of the conventional two level bridge (Q1–Q6) is $4V_{dc}$ whereas the bidirectional switches (S1–S6) have a peak voltage rating of V_{dc} . In CHB cells, the peak voltage rating of second cell switches (T3 and T4) is $2V_{dc}$ while the peak voltage rating of T1 and T2 in the first cell is V_{dc} .




Fig. 1. Circuit diagram of the proposed three-phase five-level multilevel inverter.

TABLE I

Switching State S_a and Inverter Line-to-Ground Voltage V_{ag}

S_a	Q1	S1	S2	Q2	T1	T2	T3	T4	V_{ag}
4	on	off	off	off	on	off	on	off	$+4V_{dc}$
3	off	on	on	off	on	off	on	off	$+3V_{dc}$
2	off	on	on	off	off	on	on	off	$+2V_{dc}$
1	off	on	on	off	on	off	off	on	$+V_{dc}$
0	off	off	off	on	on	off	off	on	0

It is easier to define the inverter line-to-ground voltages V_{ag} , V_{bg} , and V_{cg} in terms of switching states S_a , S_b , and S_c as

$$\begin{bmatrix} V_{ag} \\ V_{bg} \\ V_{cg} \end{bmatrix} = \frac{4V_{dc}}{N-1} * \begin{bmatrix} S_a \\ S_b \\ S_c \end{bmatrix} \quad (1)$$

Where $N=5$ is the maximum number of voltage levels.

The balanced load voltages can be achieved if the proposed inverter operates on the switching states depicted in Table II. The inverter may have 24 different modes within a cycle of the output waveform. According to Table II, it can be noticed

that the bidirectional switches operate in 18 modes. For each mode, there is no more than one bidirectional switch in on state. As a result, the load current commutates over one switch and one diode (for instance: in (410), the load current I_b can flow in S3 and Db1 or S4 and Db2). Since some insulated gate bipolar transistors (IGBTs) share the same switching gate signals, the proposed configuration significantly contributed in reducing the utilized gate driver circuits and system complexity. The inverter line-to-line voltage waveforms V_{ab} , V_{bc} , and V_{ca} with corresponding switching gate signals are depicted in Fig. 2 where V_{ab} , V_{bc} , and V_{ca} are related to V_{ag} , V_{bg} , and V_{cg} by

$$\begin{bmatrix} V_{ab} \\ V_{bc} \\ V_{ca} \end{bmatrix} = \begin{bmatrix} 1 & -1 & 0 \\ 0 & 1 & -1 \\ -1 & 0 & 1 \end{bmatrix} * \begin{bmatrix} V_{ag} \\ V_{bg} \\ V_{cg} \end{bmatrix} \quad (2)$$

The inverter line-to-neutral voltages V_{aN} , V_{bN} , and V_{cN} may be expressed as

$$\begin{bmatrix} V_{aN} \\ V_{bN} \\ V_{cN} \end{bmatrix} = \frac{1}{3} \begin{bmatrix} 2 & -1 & -1 \\ -1 & 2 & -1 \\ -1 & -1 & 2 \end{bmatrix} * \begin{bmatrix} V_{ag} \\ V_{bg} \\ V_{cg} \end{bmatrix} \quad (3)$$

It is useful to recognize that the inverter voltages at terminals a, b, and c with respect to the midpoint (o) are given by

$$\begin{bmatrix} V_{ao} \\ V_{bo} \\ V_{co} \end{bmatrix} = \begin{bmatrix} V_{ag} \\ V_{bg} \\ V_{cg} \end{bmatrix} - \begin{bmatrix} V_{og} \\ V_{og} \\ V_{og} \end{bmatrix} \quad (4)$$

Where V_{og} is the voltage at midpoint(o) with respect to ground (g). V_{og} routinely fluctuates among three different voltage values V_{dc} , $2V_{dc}$, and $3V_{dc}$ as follows:

$$V_{og} = \begin{cases} V_{dc} & \text{if } S_a + S_b + S_c \leq 5 \\ 2V_{dc} & \text{if } S_a + S_b + S_c = 6 \\ 3V_{dc} & \text{if } S_a + S_b + S_c \geq 7 \end{cases} \quad (5)$$

TABLE II
SWITCHING STATES SEQUENCE OF THE PROPOSED INVERTER WITHIN ONE CYCLE

Sa Sb Sc	Period T[s]	ON switches Leg a	ON switches Leg b	ON switches Leg c	ON switches Cascaded Half-bridge	V _{ag} [V]	V _{bg} [V]	V _{cg} [V]
400	t1	Q1	Q4	Q6	T1,T4	4V _{dc}	0	0
410	t2	Q1	S3, S4	Q6	T1,T4	4V _{dc}	V _{dc}	0
420	t3	Q1	S3, S4	Q6	T2,T3	4V _{dc}	2V _{dc}	0
430	t4	Q1	S3, S4	Q6	T1,T3	4V _{dc}	3V _{dc}	0
440	t5	Q1	Q3	Q6	T1,T3	4V _{dc}	4V _{dc}	0
340	t6	S1, S2	Q3	Q6	T1,T3	3V _{dc}	4V _{dc}	0
240	t7	S1, S2	Q3	Q6	T2,T3	2V _{dc}	4V _{dc}	0
140	t8	S1, S2	Q3	Q6	T1,T4	V _{dc}	4V _{dc}	0
040	t9	Q2	Q3	Q6	T1,T4	0	4V _{dc}	0
041	t10	Q2	Q3	S5, S6	T1,T4	0	4V _{dc}	V _{dc}
042	t11	Q2	Q3	S5, S6	T2,T3	0	4V _{dc}	2V _{dc}
043	t12	Q2	Q3	S5, S6	T1,T3	0	4V _{dc}	3V _{dc}
044	t13	Q2	Q3	Q5	T1,T3	0	4V _{dc}	4V _{dc}
034	t14	Q2	S3, S4	Q5	T1,T3	0	3V _{dc}	4V _{dc}
024	t15	Q2	S3, S4	Q5	T2,T3	0	2V _{dc}	4V _{dc}
014	t16	Q2	S3, S4	Q5	T1,T4	0	V _{dc}	4V _{dc}
004	t17	Q2	Q4	Q5	T1,T4	0	0	4V _{dc}
104	t18	S1, S2	Q4	Q5	T1,T4	V _{dc}	0	4V _{dc}
204	t19	S1, S2	Q4	Q5	T2,T3	2V _{dc}	0	4V _{dc}
304	t20	S1, S2	Q4	Q5	T1,T3	3V _{dc}	0	4V _{dc}
404	t21	Q1	Q4	Q5	T1,T3	4V _{dc}	0	4V _{dc}
403	t22	Q1	Q4	S5, S6	T1,T3	4V _{dc}	0	3V _{dc}
402	t23	Q1	Q4	S5, S6	T2,T3	4V _{dc}	0	2V _{dc}
401	t24	Q1	Q4	S5, S6	T1,T4	4V _{dc}	0	V _{dc}

III. SWITCHING ALGORITHM

The staircase modulation can be simply implemented for the proposed inverter. Staircase modulation with selective harmonic is the most common modulation technique used to control the fundamental output voltage as well as to eliminate

the undesirable harmonic components from the output waveforms. An iterative method such as the Newton-Raphson method is normally used to find the solutions to (N-1) nonlinear transcendental equations. The difficult calculations and the need of high performance controller for the real

application are the main disadvantages of such method. Therefore, an alternative method is proposed to generate the inverter's switching gate signals. It is easier to control the proposed inverter and achieve the required output voltage waveforms in terms of S_a , S_b , and S_c . The operation of the proposed inverter, the switching states S_a , S_b , and S_c are determined instantaneously.

The on-time calculations of S_a , S_b , and S_c directly depend on the instantaneous values of the inverter line-to-ground voltages. It is well known that the reference values of V_{ag} , V_{bg} , and V_{cg} are normally given by

$$\begin{bmatrix} V_{ag_ref} \\ V_{bg_ref} \\ V_{cg_ref} \end{bmatrix} = \frac{M_a \cdot 4V_{dc}}{2} \begin{bmatrix} \cos(wt) \\ \cos(wt - \frac{2\pi}{3}) \\ \cos(wt + \frac{2\pi}{3}) \end{bmatrix} + \frac{4V_{dc}}{2} * \begin{bmatrix} 1 \\ 1 \\ 1 \end{bmatrix} \quad (6)$$

Where $w t$ is the electrical angle Or

$$\begin{bmatrix} V_{ag_ref} \\ V_{bg_ref} \\ V_{cg_ref} \end{bmatrix} = \frac{M_a \cdot 4V_{dc}}{2} \begin{bmatrix} \cos(wt) \\ \cos(wt - \frac{2\pi}{3}) \\ \cos(wt + \frac{2\pi}{3}) \end{bmatrix} + \frac{4V_{dc}}{2} * \left[1 - \frac{M_a}{6} \cos(3wt) \right] * \begin{bmatrix} 1 \\ 1 \\ 1 \end{bmatrix} \quad (7)$$

IV. EXTENDED STRUCTURE

Level Shifted PWM Scheme (LSPWM)

Level shifted PWM (LS-PWM) is used for controlling voltage of a diode clamped multilevel inverter. The control principle of the level shifted SPWM is to use several triangular carrier signals keeping only one modulating sinusoidal signal. For a three level inverter two carriers and for a five level inverter, four triangular carriers are needed. In general if an m -level inverter is employed, $(m-1)$ carriers are needed. The carriers have the same frequency f_c and the same peak-to-peak amplitude A_c . The zero reference is placed in the middle of the carrier set. The modulating signal is a sinusoid of frequency f_m and amplitude A_m . At every instant, each carrier is compared with the modulating signal. Each comparison switches the switch "on" if the modulating signal is greater than the triangular carrier assigned to that switch.




Fig.8 LSPWM Scheme

V. MATLAB/SIMULINK RESULTS




Fig .4. Simulink model of the proposed three-phase five-level multilevel inverter.




Fig .5. Simulation output V_{ab} , V_{bc} and V_{ca} of proposed five level inverter.




Fig .6. Simulation output V_{ag} , V_{bg} and V_{cg} of proposed five level inverter.




Fig .7. Simulation output V_{ao} , V_{bo} and V_{co} of proposed five level inverter.




Fig .8. Simulated output wave forms of Q_1 , Q_2 and S_1 .




Fig .9. Simulated output wave forms of Q3, Q4 and S3.




Fig .10. Simulated output wave forms of Q5, Q6 and S5.




Fig .11. Simulated output wave forms of T1, T2, T3 and T4.




Fig .12.Simulink Model of the Proposed three-phase five-level multilevel inverter with PWM.




Fig 13. Simulation output Vag,Vbg and Vcg of five level inverter by using filter.




Fig.14.Five level output voltage with SPWM.

VI. CONCLUSION

A new topology of the three-phase seven-level multilevel inverter was introduced. The suggested configuration was obtained from reduced number of power electronic components. Therefore, the proposed topology results in reduction of installation area and cost. The different switching techniques and switching elements were used in single phase inverter also considered when inverters become the best power supply for converting DC power to AC power. Based on studied, SPWM techniques is a common method used in single phase inverter circuit are unipolar and Bipolar voltage Switching. The simulation of the single phase unipolar voltage switching inverter device model is simulated in Matlab/Simulink.

REFERENCES

- [1] J. A. Ferreira, "The multilevel modular DC converter," IEEE Trans. Power Electron., vol. 28, no. 10, pp. 4460–4465, Oct. 2013.
- [2] K. Ilves et al., "A new modulation method for the modular multilevel converter allowing fundamental switching frequency," IEEE Trans. Power Electron., vol. 27, no. 8, pp. 3482–3494, Aug. 2012.
- [3] W. Yong and W. Fei, "Novel three-phase three-level-stacked neutral point clamped grid-tied solar inverter with a split phase controller," IEEE Trans. Power Electron., vol. 28, no. 6, pp. 2856–2866, Jun. 2013.
- [4] Y. Yuanmao and K. W. E. Cheng, "A family of single-stage switched capacitor-inductor PWM converters," IEEE Trans. Power Electron., vol. 28, no. 11, pp. 5196–5205, Nov. 2013.
- [5] N. A. Rahim et al., "Transistor-clamped H-bridge based cascaded multilevel inverter with new method of capacitor voltage balancing," IEEE Trans. Ind. Electron., vol. 60, no. 8, pp. 2943–2956, Aug. 2013.
- [6] I. Abdalla et al., "Multilevel DC-link inverter and control algorithm to overcome the PV partial shading," IEEE Trans. Power Electron., vol. 28, no. 1, pp. 14–18, Jan. 2013.
- [7] Z. Li et al., "A family of neutral point clamped full-bridge topologies for transformer less

- photovoltaic grid-tied inverters, "IEEE Trans. Power Electron., vol. 28, no. 2, pp. 730–739, Feb. 2013.
- [8] L. Zixin et al., "A novel single-phase five-level inverter with coupled inductors," IEEE Trans. Power Electron., vol. 27, no. 6, pp. 2716–2725, Jun. 2012.
- [9] S. Mariethoz, "Systematic design of high-performance hybrid cascaded multilevel inverters with active voltage balance and minimum switching losses, "IEEE Trans. Power Electron., vol. 28, no. 7, pp. 3100–3113, Jul. 2013.
- [10] E. Babaei, "A cascade multilevel converter topology with reduced number of switches, "IEEE Trans. Power Electron., vol. 23, no. 6, pp. 2657–2664, Nov. 2008.
- [11] H. Belkamel, S. Mekhilef, A. Masaoud, and M. Abdel Naiem, "Novel three phase asymmetrical cascaded multilevel voltage source inverter," IET Power Electron., vol. 6, pp. 1696–1706, 2013.
- [12] S. Mekhilef and M. N. Abdul Kadir, "Voltage control of three-stage hybrid multilevel inverter using vector transformation, "IEEE Trans. Power Electron., vol. 25, no. 10, pp. 2599–2606, Oct. 2010.
- [13] A. Nami et al., "A hybrid cascade converter topology with series connected symmetrical and asymmetrical diode-clamped H-bridge cells," IEEE Trans. Power Electron., vol. 26, no. 1, pp. 51–65, Jan. 2011.
- [14] S. Mekhilefet al., "Digital control of three phase three-stage hybrid multilevel inverter," IEEE Trans. Ind. Electron., vol. 9, no. 2, pp. 719–727, May 2013.
- [15] J. Mathewet al., "A hybrid multilevel inverter system based on dodecagonal space vectors for medium voltage IM drives, "IEEE Trans. Power Electron., vol. 28, no. 8, pp. 3723–3732, Aug. 2013.