



# A Topology of Asymmetric Nine-Level Hybrid Bridge Multilevel Inverter

Kousalya D<sup>1</sup> | Y R Manjunatha<sup>2</sup>

<sup>1</sup>PG Scholar, Department of Electrical Engineering, University Visvesvaraya College of Engineering, Bangalore, Karnataka, India

<sup>2</sup>Professor, Department of Electrical Engineering, University Visvesvaraya College of Engineering, Bangalore, Karnataka, India.

## To Cite this Article

Kousalya D and Y R Manjunatha. A Topology of Asymmetric Nine-Level Hybrid Bridge Multilevel Inverter, International Journal for Modern Trends in Science and Technology, 2023, 9(12), pages. 111-118. <https://doi.org/10.46501/IJMTST0912007>

## Article Info

Received: 02 December 2023; Accepted: 21 December 2023; Published: 30 December 2023.

**Copyright** © Kousalya D et al;. This is an open access article distributed under the [Creative Commons Attribution License](#), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

## ABSTRACT

*In this paper, a single-phase asymmetrical 9-level hybrid bridge multilevel inverter is presented. It consists of seven switches, three diodes, and two unequal DC supplies. An asymmetrical configuration is considered because it provides more number of output voltage levels with a less number of switches. This inverter can be used for renewable energy application. The main goal is to decrease the THD without expanding the number of switches and levels. The THD is reduced by using different modulation techniques. The design of load parameters is explained using real time devices as load. The 9-level asymmetrical hybrid bridge multilevel framework has been developed in MATLAB/Simulink platform. The total harmonic distortion (THD) obtained from each modulation techniques is compared and the least THD value among the modulation techniques is considered the best method.*

**KEYWORDS:** Multilevel inverter(MLI), phase disposition (PDPWM), particle swarm optimization (PSO), genetic algorithm(GA), half height method, total harmonic distortion (THD)

## 1. INTRODUCTION

In developing countries like Brazil, Malaysia, India etc. the use of electricity is increasing rapidly. The in conventional sources such as coal, natural gas and oil etc. the emission of carbon dioxide, methane, nitrous oxide are increasing which causes greenhouse effect. Already troposphere is greatly affected by air pollution which is the lower most region of earth atmosphere. Global warming must be controlled. This is because the world has already passed the danger zone[2-3]. Now is the perfect time to transition from

conventional sources of energy to non-conventional sources of energy such as tidal, solar, geothermal, wind etc. India has the largest geographical solar energy potential. As the availability of solar energy is abundant and the cleanest form. The capture of solar energy and installation is easier than other renewable energy. A Photovoltaic system converts solar energy into electrical energy. The solar cell gives direct current which can be used in some applications but cannot be linked to the AC grid or used for AC appliances. The conversion of direct current to

alternating current is done through a multilevel inverter (MLI) to match the grid voltage. MLI were chosen because of their benefits such as lower common-mode voltage, lower switching stress, lower THD, and better output power quality [4-5-6].

Flying Capacitor (FC), Diode Clamped or Neutral-Point-Clamped (NPC) and Cascaded H-Bridge (CHB) are the three primary structures of MLI [7-8]. The basic concept of FC is the use of a series connection of switching elements compressed by a capacitor, hence the inverter control is a very complicated task. NPC inverter uses multiple clamping diodes to boost the output voltage level. In both FC and NPC inverters, voltage balancing at high voltage levels is a complex task [9]. In CHB inverter consists of H-bridge elements and each element can provide three different output voltages such as zero, positive voltage and negative voltage. The major advantage of CHB is that, it requires less components compared to FC and NPC inverters. The drawback of the CHB inverter is that the number of a DC power supplies increases with the magnitude of the output voltage [10].

MLI has become a popular choice due to many advantages such as switchless architecture, high power quality signal and low switching loss. The problem of harmonics is a big challenge for this technology, this causes harmful effects on some appliances [11-14]. The harmonics can be reduced in two ways, firstly by increasing the number levels i.e. increasing the number of switches and DC supplies and secondly by different control techniques. Hence, this article presents a modified asymmetric hybrid bridge inverter (MAHB-MLI) to decrease the number of switches and power supplies used in the inverter circuit [1] and harmonics is reduced to a lower value by different control techniques.

This article is organized as follows. The analysis and implementation of a 9-level asymmetrical inverter topology is presented in Section-2. Elaborates the various control techniques and simulation result of each techniques are presented in section-3. The Simulink model are presented in section-4. Section-5 is followed by the conclusion.

## 2. 9-LEVEL ASYMMETRICAL INVERTER

### A. Circuit Diagram and Description




Figure 1: Modified Asymmetrical Hybrid Bridge Multi-level Inverter Topology for 9-level.

The circuit diagram of asymmetrical MLI which can generate nine levels in the output voltage waveform as shown in fig.1. This 9-level asymmetrical MLI topology consists of seven unidirectional switches, three diodes, and two DC supplies. The desired 9-level output voltage waveform is achieved by an asymmetric configuration of two DC supplies of 1:3 ratio chosen as  $V_1=1V_{dc}$ ,  $V_2=3V_{dc}$ . The circuit consists of two different parts. First part consists of switches  $S_1$ ,  $S_2$  and  $S_3$  and DC supplies  $V_1$  and  $V_2$  to create different levels in the output waveform, is known as level generation part. Second part consists of switches  $S_1'$ ,  $S_2'$ ,  $S_3'$ ,  $S_4'$  in H-bridge for polarity changes in output waveform, is known as polarity generating part. The path for current flow and to prevent short circuits is done by five diodes ( $D_1$ ,  $D_2$  and  $D_3$ ) in the circuit [1].

Table 1: Switching States for 9-level Asymmetrical Inverter

Mode	Voltage level	S1	S2	S3	S1'	S2'	S3'	S4'
0	0	0	0	0	1	1	0	0
1	$V_1$	0	1	0	1	1	0	0
2	$V_2-V_1$	0	0	1	1	1	0	0
3	$V_2$	1	0	0	1	1	0	0
4	$V_1+V_2$	1	1	0	1	1	0	0
5	$-V_1$	0	1	0	0	0	1	1
6	$-(V_2-V_1)$	0	0	1	0	0	1	1
7	$-V_2$	1	0	0	0	0	1	1
8	$-(V_1+V_2)$	1	1	0	0	0	1	1

## B. Modes of Operation

The various operating modes of nine-level inverter is explained below. The function of the switches in mode-0 of the circuit is that  $S_{1'}$  and  $S_{2'}$  conduct to produce a load voltage of  $0V_{dc}$ , as shown in Fig 2(a). An operating switches in Mode-1 is  $S_2$ ,  $S_{1'}$ , and  $S_{2'}$  conducting and produces a load voltage of  $+1V_{dc}$  as shown in Fig 2(b). The mode-2 operating switches are  $S_3$ ,  $S_{1'}$  and  $S_{2'}$  conducting and generate a load voltage of  $+2V_{dc}$  as shown in Fig 2(c). The behavior of the switches in

Mode-3 is that  $S_1$ ,  $S_{1'}$  and  $S_{2'}$  conduct to produce a load voltage of  $+3V_{dc}$  as shown in Fig 2(d) and the operating switches in mode-4 is that  $S_1$ ,  $S_2$ ,  $S_{1'}$  and  $S_{2'}$  to produce load voltage of  $+4V_{dc}$  as shown in Fig 2(e). The negative voltage levels are also determined according to the switching state shown in Table I.




Figure 2(a):  $V_o = 0V$




Figure 2(b):  $V_o = V_1$




Figure 2(c):  $V_o = V_1 - V_2$




Figure 2(d):  $V_o = V_2$




Figure 2(e):  $V_o = V_1 + V_2$

The switching angle for  $\theta_0$ ,  $\theta_1$ ,  $\theta_2$ ,  $\theta_3$  and  $\theta_4$  is 0, 8.3078, 21.0848, 37.2995 and 60.2751 in degrees respectively.

## C. Design of R Load

The load considered is the Oven of model HBG6753S1A.

The data specified in the datasheet is as follows,

Rated Voltage (V) = 240 V

Power output = 3600 W

Frequency (f) = 50 Hz

$P = VI$

$$I = \frac{P}{V} = \frac{3600}{240} = 15 \text{ A}$$

Rated Current (I) = 15 A

$V = IR$

$$R = \frac{V}{I} = \frac{240}{15} = 16 \Omega$$

## 3. MODULATION TECHNIQUES

Modulation technique generates a multilayer output waveform. Every modulation approach produces a unique switching pulse to generate the required output waveform.

### A. Phase Disposition Pulse Width Modulation Technique

The Phase Disposition Pulse Width Modulation Technique (PD-PWM) strategy is used in multi-level inverters for controlling power switches because it provides the lowest harmonic distortion to the load [15]. PD-PWM consists of triangular carrier waves which

have same phase sequence and the same frequency of 10 kHz, as shown in Figure 3.




Figure 3. Generation of switching pulses by PD-PWM.

technique divided into four quadrants for the full period ( $0^\circ$  to  $360^\circ$ ) of the output waveform.

1. The main switching angle is from  $0^\circ$  to  $90^\circ$  which is calculated as follows,

$$b_k = \text{Sin}^{-1} \frac{(2k-1)}{(M-1)} \dots \dots \dots (1)$$

Where,  $k = 1, 2, 3, 4, \dots, \frac{(M-1)}{2}$  and  $M =$  Number of output voltage levels.

2. The 2<sup>nd</sup> quadrant switching angle is from  $90^\circ$  to  $180^\circ$  which is calculated as follows,

$$b_{\frac{(M-1)}{2}} = 180^\circ - b_{\frac{(M-1)}{2}}, 180^\circ - b_{\frac{(M-2)}{2}}, \dots, 180^\circ - b_1 \dots (2)$$

3. The 3<sup>rd</sup> quadrant switching angle is from  $180^\circ$  to  $270^\circ$  which is calculated as follows,

$$b_M = 180^\circ + b_1, 180^\circ + b_2, \dots, 180^\circ + b_{\frac{(M-1)}{2}} \dots \dots \dots (3)$$

4. The 4<sup>th</sup> quadrant switching angle is from  $270^\circ$  to  $360^\circ$  which is calculated as follows,

$$b_{\frac{(3M-1)}{2}} = 360^\circ - b_{\frac{(M-1)}{2}}, 360^\circ - b_{\frac{(M-2)}{2}}, \dots, 360^\circ - b_1 \dots (4)$$




Figure 4. The waveform of output voltage for a 9-level inverter using the phase disposition PWM technique for R-load.




Figure 6. The waveform of output voltage for 9-level inverter using half height modulation technique for R-load.




Figure 5. Output Voltage THD spectrum using phase disposition PWM technique for R-load.




Figure 7. Output voltage THD spectrum using half height modulation technique for R-load.

### B. Half-Height Method

The half-height method is adopted to reduce harmonic components on the output voltage side. The idea is that the switching angle is set when the fundamental rise halfway up the level. Half-height switching modulation

### C. Selective Harmonic Elimination Method

The Selective Harmonic Elimination (SHE) concept is based on multiple clipping of the square wave output to eliminate effective lower harmonics as well as control and regulate the fundamental voltage. By implementing SHE technique, the better power quality can be achieved by eliminating lower order harmonics and also network resonance can be avoided by selecting certain harmonics to be mitigated [16]. Switching angles can be calculated by Particle Swarm Optimization, Genetic algorithm etc.

SHE-PWM is based on a Fourier series decomposition of the periodic PWM voltage waveform produced by a power electronics converter and calculation of the switching angle to reject/control selected low-order harmonics.

$$f(t) = a_0 + \sum_{n=1}^{\infty} (a_n \cos(n\omega t) + b_n \sin(n\omega t)) \dots (5)$$

Because of half-wave and quarter-wave symmetry of the output voltage waveform, there are no even harmonics ( $a_n$  and  $a_0$ ), only odd harmonics ( $b_n$ ).

$$b_n = \frac{2}{T} \int_0^T f(t) \sin(n\omega t) dt \dots (6)$$

The switching angles  $\theta - \theta_s$  must satisfy the following condition:

$$0 \leq \theta_1 \leq \theta_2 \leq \dots \leq \theta_s \leq \pi/2$$

#### a. Particle Swarm Optimization

Particle Swarm Optimization (PSO) is motivated by the simulation of social systems such as birds flocking and fish schooling [17]. The below steps are followed to solve non-linear equation and to obtain the switching angle in PSO technique. The number of iteration is solved using MATLAB coding to get best switching angles.

Step-1: Set the parameters such as Inertia weight ( $w$ ), Social parameter ( $C_1, C_2$ ), Random values ( $r_1, r_2$ ), Population size, Maximum iteration.

Step-2: Initialize the particle population with position vector ( $X_i$ ) and velocity vector ( $V_i$ ).

Step-3: Set the iteration count  $t=1$ .

Step-4: Check the conditions for social parameter  $C_1$  and  $C_2$ .

$$0 < (C_1 + C_2) < 2$$

If the conditions is satisfied, then the system will converge to a stable point. If false, go to step-1.

Step-5: Calculate the Fitness function for every iteration, the particle moves according to changes in position and velocity.

Step-6: Set best previous position ( $P_{best}$ ) and best particle for the whole swarm known as global best ( $G_{best}$ ).

Step-7: Update Velocity ( $V_{ij}$ ) for  $j$ th current iteration of  $i$ th particle.

$$V_{ij}^{t+1} = w \times V_{ij}^t + C_1 \times r_1 \times (P_{best_{ij}}^t - X_{ij}^t) + C_2 \times r_2 \times (G_{best}^t - X_{ij}^t) \dots (7)$$

Step-8: Update position ( $X_{ij}$ ) for  $j$ th current iteration of  $i$ th particle.

$$X_{ij}^{t+1} = X_{ij}^t + V_{ij}^{t+1} \dots (8)$$

Step-9: Update the  $G_{best}$  and  $P_{best}$  for the current velocity vector and position vector.

Step-10: If  $t < \text{maximum iteration}$  then  $t = t+1$  and goto step-5 else go to step-11.

Step-11: Print optimum solution as  $G_{best}$ .




Figure 8. The waveform of Output voltage for 9-level inverter using the PSO technique for R-load




Figure 9. Output voltage THD spectrum using PSO technique for R-load.

b. Genetic Algorithm

A genetic algorithm is inherently parallel because multiple points in the search space are analyzed simultaneously. Therefore, GA reduced the possibility of approach local optima and more opportunities to approach the global optima [18].

The fitness function is formulate as follows:

$$\text{Fitness function} = \left(\frac{m-F_1}{F_1}\right)^2 + (F_5)^2 + (F_7)^2 + (F_{11})^2 \dots\dots\dots(9)$$

Where, M = desired modulation index

$$F_1 = 4\pi (\cos\theta_1 - \cos\theta_2 + \cos\theta_3 - \cos\theta_4)$$

$$F_5 = \cos5\theta_1 - \cos5\theta_2 + \cos5\theta_3 - \cos5\theta_4$$

$$F_7 = \cos7\theta_1 - \cos7\theta_2 + \cos7\theta_3 - \cos7\theta_4$$

$$F_{11} = \cos11\theta_1 - \cos11\theta_2 + \cos11\theta_3 - \cos11\theta_4$$

A detailed flowchart of GA is shown below.





Figure 10. The waveform of Output voltage for 9-level inverter using Genetic algorithm for R-load




Figure 11. Output voltage THD spectrum using Genetic algorithm for R-load.

4. MATLAB SIMULINK MODEL

The input Dc supplies of asymmetrical switching pattern, is given as V<sub>1</sub>=84V and V<sub>2</sub>=252V. The switches used are unidirectional MOSFET semiconductor switches of model number FQA30N40 of 400V, 30A with internal resistance (R<sub>on</sub>) of 0.14ohm.




Figure 12. MATLAB/Simulink circuit for 9-level Asymmetrical Multilevel inverter

The 9-level asymmetrical hybrid bridge multilevel inverter is simulated for the Half Height method, Particle Swarm Optimization technique, Genetic Algorithm and Phase Disposition PWM method in MATLAB/Simulink platform. The analyses are done for R-load.

The simulation circuit of 9-level asymmetric MLI is shown in Figure.12, the circuit is built of 7 MOSFET switches and 3 diodes. The Resistive load of value 16 ohms with unequal DC input voltage of ratio 1:3.




Figure 11. (A and B) Switching pulse of switches.

Table 2. Comparison of THD with Different Modulation Techniques

Modulation technique	THD%
Phase Disposition PWM	13.88
Half Height method	9.34
Genetic Algorithm	9.26
Particle Swarm Optimization	10.62

## 5. CONCLUSION

This paper introduces an asymmetric hybrid bridge multi-level inverter that generates 9-level output voltage waveforms. This 9-level asymmetrical inverter produces

four positive, four negative and 1 zero level in the output waveform. Due to low circuit complexity, few number of components, less cost and voltage stress on switches are less compared to conventional multilevel inverter topologies. The MATLAB simulation is done for Phase Disposition PWM, Particle Swarm Optimization technique, Half Height modulation technique and Genetic Algorithm. Table II. shows the comparison between different modulation techniques in terms of simulation results with THD parameter considering R-Load. Thereby concluding that THD using the Genetic algorithm is low compared to other modulation techniques and the THD is reduced to a lower value compared to the base paper [1]. THD obtained in base paper is 13.53% by PD-PWM technique which is reduced to 9.26% by GA. Thus simulation results validate the better performance and superiority of the Modified Asymmetrical Hybrid Bridge Multilevel Inverter Topology for 9-level topology over the conventional multilevel inverter topologies.

## Conflict of interest statement

Authors declare that they do not have any conflict of interest.

## REFERENCES

- [1] Zeyad E.Abdulhamed, Abdulhamid H.Esuri, Nourdeen A.Abodhir, "New Topology of Asymmetrical Nine-level Cascaded Hybrid Bridge Multilevel Inverter." 2021 IEEE 1st International Maghreb Meeting of the Conference on Sciences and Techniques of Automatic Control and Computer Engineering MI-STA.
- [2] R.B.Mansour, M.A.Mateen Khan, F.A.Alsulaiman and R.B.Mansour, "Optimizing the solar PV Tilt Angle to Maximize the Power Output: A Case Study for Saudi Arabi," in IEEE Access, vol.9, pp.15928,2021.
- [3] R.K.Varma and E.M.Siavashi, "Enhancement of Solar Farm Connectivity With Smart PV Inverter PV-STATCOM," in IEEE Transactions on Sustainable Energy, vol.10, no.3, pp.1161-1171, July 2019.
- [4] Manjunatha.Y.R, M.Y.Sanavullah, "Generation of Equal Step Multilevel Inverter Output Using Two Unequal Batteries." International Journal of Electrical and power engineering Vol.1, No.2, 2207, pp-206-209.
- [5] N. A. Rahim, J. Selvaraj, and C. Krismadinata, "Five-level inverter with dual reference modulation technique for grid-connected PV system," Renewable Energy. Vol. 35, No. 3, pp. 712-720, Mar. 2010.
- [6] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, W. Bin, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances

- and industrial applications of multilevel converters," IEEE Trans. Ind. Electron. Vol. 57, No. 8, pp. 2553-2580, Aug. 2010.
- [7] Rashmy Deepak, B.R.Lakshimikantha, Y.R.Manjunatha, "THD analysis with Multicarrier switching for Cascaded Multilevel inverter with Reduced Number of Switches." 2019 1st International Conference on advanced Technologies in intelligent Control environment, Computing and Communication Engineering (ICATIECE).
- [8] M. D. Manjrekar and T. A. Lipo, "A hybrid multilevel inverter topology for drive applications," in Proc. 13th Annu. Appl. Power Electron. Conf. Expo. (APEC), vol. 2, 1998, pp. 523-529.
- [9] M. A. Hosseinzadeh, M. Sarbanzadeh, E. Sarbanzadeh, M. Rivera, and R. Gregor, "Back-to-Back modified T-Type half-bridge module for cascaded multi-level inverters with decreased number of components," in Proc. IEEE Int. Conf. Electr. Syst. Aircr., Railway, Ship Propuls. Road Vehicles Int. Transp. Electrific. Conf. (ESARS-ITEC), Nov. 2018, pp. 6.
- [10] M. A. Hosseinzadeh, M. Sarbanzadeh, M. Rivera, J. Munoz, A. Villalon, and C. Munoz, "New Single-Phase Asymmetric Reduced Multilevel Inverter Based on Switched-Diode for Cascaded Multilevel Inverters," 2019 IEEE International Conference on Industrial Technology (ICIT), Melbourne, Australia, 2019, pp. 1494-1499.
- [11] A.Lashab, D.Sera, F.Hahin, L.Camura, M.Lisserre, and J.Guerrero, "a reduced power switches count multilevel converter-based photovoltaic system with integrated energy storage," IEEE Trans. Ind. Electron., early access, July 2020.
- [12] L.Wang, Q.H.Wu and W.Tang, "Novel cascaded switched-diode multilevel inverter for renewable energy integration," IEEE Trans. Energy Convers., vol.32, no.4, pp.1574-1582, Dec 2017.
- [13] A.Ahmed, M.S.Manoharan and J.H.Oark, "An efficient single-sourced asymmetrical cascaded multilevel inverter with reduced leakage current suitable for single-stage PV systems," IEEE Trans. Energy Convers., vol.34, no.1, pp.211-220, Mar.2019..
- [14] F.Faraji, A.M.Birjandi, S.M.Mousavi G, J.Zhang, B.Wang and X.Guo, "An improved multilevel inverter for single-phase transformless PV system," IEEE Trans. Energy Convers., vol.36, no.1, pp-281-290, Mar.2021.
- [15] R. Bekhouche, F. Khoucha, A. Benrabah, K. Benmansour, and M. E. H. Benbouzid, "Comparison of PWM Techniques for Modular Multilevel Converter: A Comparison Based on Different Voltage Level Waveforms," 020 1st International Conference on Communications, Control Systems and Signal Processing (CCSSP), EL OUED, Algeria, 2020, pp. 460-465.
- [16] Hany.A.Hamed, "Implementation of Genetic Algorithm for Selective Harmonics Elimination Modulation Technique (MV ML Converters Application)," In book: Genetic algorithm application for Power Converters, Publisher: MNF University-Faculty of Engineering.
- [17] Mahamad Nabab Alam, "Particle Swarm Optimization: Algorithm and its Codes in MATLAB," Department of Electrical Engineering, Indian Institute of Technology, Roorkee-247667.
- [18] M.Willuce Iruthayaraan and S.Baskar, "Evolutionary algorithm based design of multivariable PID controllers", Expert Systems with applications, Vol. 36, pp. 9159-91677, July 2009.
- [19] P.Subha Karuvelam and M.Rajaram, "Real time Implementation of SHE PWM in Single Phase Matrix Converter using Linearization Method," J.Electrical Engineering Technology, 2015; 10(4): 1682-1691.
- [20] PNVS Ayyappa,,Dr. Manjunatha Y.R,"Design and analysis of symmetric and asymmetric MLI for Reneawable energy applications" 2016 IEEE Annual India Conference (INDICON) Proceedings ogranized by IEEE Bangalore section IISC ,16 to 18 December 2016



**Kousalya D** Received her B.E degree in Electrical and Electronics Engineering from Visvesvaraya Technological University, Belgaum, Karnataka, India in 2021. Currently, pursuing her M.Tech degree in the field of Power Electronics in the Department of Electrical Engineering University Visvesvaraya College of Engineering, K.R. Circle, Bangalore, India. Her current research interests are "Multilevel inverter".



**Y.R. Manjunatha** Life member ISTE, Received the B.E. degrees in Electrical & Electronics Engineering from University of Mysore, M.Tech degree in Power electronics from Visvesvaraya Technological University, Belgaum, Karnataka, India and obtained doctorate in the year 2010. His are of research are "Multilevel inverters, Power Quality and Smart grid". He is currently working as an Professor in the department of Electrical Engineering, University of Visveswaraya College Engineering(UVCE), K.R. Circle, Bangalore, India